# Complete Direct－Conversion L－Band Tuner 

## General Description

The MAX2121 low－cost，direct－conversion tuner IC is designed for satellite set－top and VSAT applications．
The device directly converts the satellite signals from the LNB to baseband using a broadband I／Q downcon－ verter．The operating frequency range extends from 925 MHz to 2175 MHz ．

The device includes an LNA and an RF variable－gain amplifier，I and Q downconverting mixers，and base－ band lowpass filters and digitally controlled baseband variable－gain amplifiers．Together，the RF and base－ band variable－gain amplifiers provide more than 80dB of gain control range．
The device includes fully monolithic VCOs，as well as a complete fractional－N frequency synthesizer． Additionally，an on－chip crystal oscillator is provided along with a buffered output for driving additional tuners and demodulators．Synthesizer programming and device configuration are accomplished with a 2－wire serial inter－ face．The IC features a VCO autoselect（VAS）function that automatically selects the proper VCO．For multituner applications，the device can be configured to have one of two 2－wire interface addresses．A low－power standby mode is available whereupon the signal path is shut down while leaving the reference oscillator，digital inter－ face，and buffer circuits active，providing a method to reduce power in single and multituner applications．
The device is the most advanced broadband／VSAT DBS tuner available．The low noise figure eliminates the need for an external LNA．A small number of passive components are needed to form a complete broadband satellite tuner DVB－S2 RF front－end solution．The tuner is available in a very small， $5 \mathrm{~mm} \times 5 \mathrm{~mm}, 28$－pin thin QFN package．

## Applications

VSATs
－ 925 MHz to 2175 MHz Frequency Range
－Monolithic VCO
Low Phase Noise：－97dBc／Hz at 10kHz No Calibration Required
－High Dynamic Range：－75dBm to 0dBm
－Integrated LP Filters：123．75MHz
－Single＋3．3V $\pm 5 \%$ Supply
－Low－Power Standby Mode
－Address Pin for Multituner Applications
－Differential I／Q Interface
－$I^{2}$ C 2－Wire Serial Interface
－Very Small，5mm x 5mm，28－Pin TQFN Package
Ordering Information

| PART | TEMP RANGE | PIN－PACKAGE |
| :---: | :---: | :---: |
| MAX $2121 \mathrm{ETI}+$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 TQFN－EP ${ }^{*}$ |

＊EP＝Exposed pad．
＋Denotes a lead（Pb）－free／RoHS－compliant package．
Functional Diagram


## Complete Direct-Conversion L-Band Tuner

## ABSOLUTE MAXIMUM RATINGS

```
VCC_ to GND ........................................................-0.3V to +3.9 V
All Other Pins to GND .................................. 0.3 V to (VCC +0.3 V )
RF Input Power: RFIN .....................................................+10dBm
BYPVCO, CPOUT, XTAL, REFOUT, IOUT_, QOUT_ , IDC_
    QDC_ to GND Short-Circuit Protection............................... 10 s
Continuous Power Dissipation \(\left(\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\right)\)
    TQFN (derate \(34.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) above \(+70^{\circ} \mathrm{C}\) ).................... .2 .75 W
    TQFN (derate \(34.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) above \(+70^{\circ} \mathrm{C}\) ) .......................2.75W
```

| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Junction Temperature | $+150^{\circ} \mathrm{C}$ |
| Storage Temperature Range | - $65^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10s) | $+300^{\circ} \mathrm{C}$ |
| Soldering Temperature (reflow) . | $+260^{\circ} \mathrm{C}$ |

Junction Temperature ...................................................... $+150^{\circ} \mathrm{C}$
Storage Temperature Range ............................. $65^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$
Lead Temperature (soldering, 10s) ................................. $300^{\circ} \mathrm{C}$
Soldering Temperature (reflow) ....................................... $+260^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION! ESD SENSITIVE DEVICE

## DC ELECTRICAL CHARACTERISTICS

(MAX2121 Evaluation Kit: $\mathrm{V}_{\mathrm{CC}}=+3.13 \mathrm{~V}$ to $+3.47 \mathrm{~V}, \mathrm{fXTAL}^{2}=27 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{VGC1}=+0.5 \mathrm{~V}$ (max gain), default register settings except $\operatorname{BBG}[3: 0]=1 \overline{1011}$. No input signals at RF, baseband I/Os are open circuited. Typical values measured at $\mathrm{V}_{\mathrm{CC}}=$ $+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SUPPLY |  |  |  |  |  |
| Supply Voltage (VCC_) |  | 3.13 | 3.3 | 3.47 | V |
| Supply Current | Receive mode, bit STBY = 0 |  | 148 | 200 | mA |
|  | Standby mode, bit STBY = 1 |  | 3 |  |  |
| ADDRESS SELECT INPUT (ADDR) |  |  |  |  |  |
| Digital Input-Voltage High, $\mathrm{V}_{\text {IH }}$ |  | 2.4 |  |  | V |
| Digital Input-Voltage Low, VIL |  |  |  | 0.5 | V |
| Digital Input-Current High, $\mathrm{IIH}^{\text {H }}$ |  |  |  | 50 | $\mu \mathrm{A}$ |
| Digital Input-Current Low, IIL |  | -50 |  |  | $\mu \mathrm{A}$ |
| ANALOG GAIN-CONTROL INPUT (GC1) |  |  |  |  |  |
| Input Voltage Range | Maximum gain $=0.5 \mathrm{~V}$ | 0.5 |  | 2.7 | V |
| Input Bias Current |  | -50 |  | +50 | $\mu \mathrm{A}$ |
| VCO TUNING VOLTAGE INPUT (TUNEVCO) |  |  |  |  |  |
| Input Voltage Range |  | 0.4 |  | 2.3 | V |
| 2-WIRE SERIAL INPUTS (SCL, SDA) |  |  |  |  |  |
| Clock Frequency |  |  |  | 400 | kHz |
| Input Logic-Level High |  | $\begin{aligned} & 0.7 x \\ & V_{C C} \end{aligned}$ |  |  | V |
| Input Logic-Level Low |  |  |  | $\begin{aligned} & 0.3 x \\ & V_{C C} \end{aligned}$ | V |
| Input Leakage Current | Digital inputs = GND or VCC |  | $\pm 0.1$ | $\pm 1$ | $\mu \mathrm{A}$ |
| 2-WIRE SERIAL OUTPUT (SDA) |  |  |  |  |  |
| Output Logic-Level Low | ISINK $=1 \mathrm{~mA}($ Note 2$)$ |  |  | 0.4 | V |

## Complete Direct-Conversion L-Band Tuner

## AC ELECTRICAL CHARACTERISTICS

(MAX2121 Evaluation Kit: $\mathrm{V}_{\mathrm{CC}}=+3.13 \mathrm{~V}$ to $+3.47 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, default register settings except $\mathrm{BBG}[3: 0]=1111$. Typical values measured at $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MAIN SIGNAL PATH PERFORMANCE |  |  |  |  |  |
| Minimum Gain | $\mathrm{f} / \mathrm{N}=2175 \mathrm{MHz}$ | 72 | 78 |  | dB |
| Gain Flatness | 925MHz to 2175 MHz (Note 2) |  | 4 | 6 | dB |
| Input Frequency Range | (Note 3) | 925 |  | 2175 | MHz |
| RF Gain-Control Range (GC1) | $0.5 \mathrm{~V}<\mathrm{VGC}<2.7 \mathrm{~V}$ | 65 | 73 |  | dB |
| Baseband Gain-Control Range | Bits BBG[3:0] = 1111 to 0000 | 11.5 | 13.5 |  | dB |
| In-Band Input IP3 | (Note 4) |  | +2 |  | dBm |
| Out-of-Band Input IP3 | (Note 5) |  | +15 |  | dBm |
| Input IP2 | (Note 6) |  | +40 |  | dBm |
| Noise Figure | $\mathrm{V}_{\mathrm{GC} 1}$ is set to 0.5 V (maximum RF gain) and $\mathrm{BBG}[3: 0]$ is adjusted to give a $1 \mathrm{~V}_{\mathrm{P}}$-p baseband output level for a -75 dBm CW input tone at 1500 MHz |  | 8 |  | dB |
|  | Starting with the same BBG[3:0] setting as above, $V_{G C 1}$ is adjusted to back off RF gain by 10 dB (Note 2) |  | 9 | 12 |  |
| Minimum RF Input Return Loss | $925 \mathrm{MHz}<\mathrm{ffF}^{\text {< }} 2175 \mathrm{MHz}$, in $75 \Omega$ system |  | 12 |  | dB |
| BASEBAND OUTPUT CHARACTERISTICS |  |  |  |  |  |
| Nominal Output Voltage Swing | RLOAD $=200 \Omega / / 5 \mathrm{pF}$ | 0.5 | 1 |  | VP-P |
| I/Q Amplitude Imbalance | Measured at 500 kHz |  |  | $\pm 1$ | dB |
| I/Q Quadrature Phase Imbalance | Measured at 500 kHz |  |  | 3.5 | Degrees |
| Single-Ended I/Q Output Impedance | Real $\mathrm{Z}_{0}$, from 1 MHz to 140 MHz |  | 24 |  | $\Omega$ |
| Output 1dB Compression Voltage | Differential |  | 3 |  | $\mathrm{V}_{\text {P-P }}$ |
| Baseband Highpass -3dB Frequency Corner | 47nF capacitors at IDC_, QDC_ |  | 400 |  | Hz |
| BASEBAND LOWPASS FILTERS (5th-Order Butterworth with 1st-Order Group Delay Compensation) |  |  |  |  |  |
| Filter Bandwidth (-3dB) |  |  | 123.75 |  | MHz |
| Rejection Ratio | At 247.5 MHz |  | 31 |  | dB |
| Group Delay | Up to 0.5 dB bandwidth |  | 1.0 |  | ns |
| 3dB Bandwidth Tolerance |  |  |  | $\pm 10$ | \% |
| FREQUENCY SYNTHESIZER |  |  |  |  |  |
| RF-Divider Frequency Range |  | 925 |  | 2175 | MHz |
| RF-Divider Range ( N ) |  | 19 |  | 251 |  |
| Reference-Divider Frequency Range |  | 12 |  | 30 | MHz |
| Reference-Divider Range (R) |  | 1 |  | 1 |  |
| Phase-Detector Comparison Frequency |  | 12 |  | 30 | MHz |

## Complete Direct-Conversion L-Band Tuner

## AC ELECTRICAL CHARACTERISTICS (continued)

(MAX2121 Evaluation Kit: $\mathrm{V}_{\mathrm{CC}}=+3.13 \mathrm{~V}$ to $+3.47 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, default register settings except $\mathrm{BBG}[3: 0]=1111$. Typical values measured at $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VOLTAGE-CONTROLLED OSCILLATOR AND LO GENERATION |  |  |  |  |  |
| Guaranteed LO Frequency Range |  | 925 |  | 2175 | MHz |
| LO Phase Noise | foffset $=10 \mathrm{kHz}$ |  | -97 |  | $\mathrm{dBc} / \mathrm{Hz}$ |
|  | fOFFSET $=100 \mathrm{kHz}$ |  | -100 |  |  |
|  | foFFSET $=1 \mathrm{MHz}$ |  | -122 |  |  |
| XTAL/REFERENCE OSCILLATOR INPUT AND OUTPUT BUFFER |  |  |  |  |  |
| XTAL Oscillator Frequency Range fxtal | Parallel-resonance-mode crystal (Note 7) | 12 |  | 30 | MHz |
| Input Overdrive Level | AC-coupled sine-wave input | 0.5 | 1 | 2.0 | VP-P |
| XTAL Output-Buffer Divider Range |  | 1 |  | 8 |  |
| XTAL Output Voltage Swing | 12 MHz to $30 \mathrm{MHz}, \mathrm{CLOAD}=10 \mathrm{pF}$ | 1 | 1.5 | 2 | VP-P |
| XTAL Output Duty Cycle |  |  | 50 |  | \% |

Note 1: Min/max values are production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. $\mathrm{Min} / \mathrm{max}$ limits at $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ and $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ are guaranteed by design and characterization.
Note 2: Guaranteed by design and characterization at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.
Note 3: Input gain range specifications met over this band.
Note 4: In-band IIP3 test conditions: GC1 set to provide the nominal baseband output drive when mixing down a -23dBm tone at 2175 MHz to 5 MHz baseband (fLO $=2170 \mathrm{MHz}$ ). Baseband gain is set to its default value (BBG[3:0] = 1011). Two tones at -26 dBm each are applied at 2174 MHz and 2175 MHz . The IM 3 tone at 3 MHz is measured at baseband, but is referred to the RF input.
Note 5: Out-of-band IIP3 test conditions: GC1 set to provide nominal baseband output drive when mixing down a -23dBm tone at 2175 MHz to 5 MHz baseband (fLO $=2170 \mathrm{MHz}$ ). Baseband gain is set to its default value ( $\mathrm{BBG}[3: 0]=1011$ ). Two tones at -20 dBm each are applied at 1919 MHz and 1663 MHz . The IM 3 tone at 5 MHz is measured at baseband, but is referred to the RF input.
Note 6: Input IP2 test conditions: GC1 set to provide nominal baseband output drive when mixing down a -23 dBm tone at 2175 MHz to 5 MHz baseband (fLo $=2170 \mathrm{MHz}$ ). Baseband gain is set to its default value (BBG[3:0] = 1011). Two tones at -20 dBm each are applied at 925 MHz and 1250 MHz . The IM 2 tone at 5 MHz is measured at baseband, but is referred to the RF input.
Note 7: See Table 16 for crystal ESR requirements.

## Complete Direct-Conversion L-Band Tuner

## Typical Operating Characteristics

(MAX2121 Evaluation Kit: $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, baseband output frequency $=5 \mathrm{MHz}, \mathrm{V}_{\mathrm{GC}}=+1.2 \mathrm{~V}$, default register settings except BBG[3:0] = 1011, unless otherwise noted.)


QUADRATURE PHASE ERROR
vs. LO FREQUENCY


QUADRATURE MAGNITUDE MATCHING vs. BASEBAND FREQUENCY


STANDBY SUPPLY CURRENT


QUADRATURE MAGNITUDE MATCHING
vs. $L 0$ FREQUENCY


BASEBAND FILTER FREQUENCY RESPONSE


HD3 vs. Vout


QUADRATURE PHASE ERROR vs. BASEBAND FREQUENCY


BASEBAND FILTER FREQUENCY RESPONSE


## Complete Direct-Conversion L-Band Tuner

Typical Operating Characteristics (continued)
(MAX2121 Evaluation Kit: $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, baseband output frequency $=5 \mathrm{MHz}, \mathrm{V}_{\mathrm{GC}}=+1.2 \mathrm{~V}$, default register settings except BBG[3:0] = 1011, unless otherwise noted.)


NOISE FIGURE vs. LO FREQUENCY
( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ )


IN-BAND IIP3 vs. INPUT POWER


BASEBAND FILTER HIGHPASS

FREQUENCY RESPONSE



IIP2 vs. INPUT POWER


VOLTAGE GAIN vs. VGC1


OUT-OF-BAND IIP3 vs. INPUT POWER


INPUT RETURN LOSS vs. FREQUENCY


## Complete Direct-Conversion L-Band Tuner

Typical Operating Characteristics (continued)
(MAX2121 Evaluation Kit: $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, baseband output frequency $=5 \mathrm{MHz}, \mathrm{V}_{\mathrm{GC}}=+1.2 \mathrm{~V}$, default register settings except BBG[3:0] = 1011, unless otherwise noted.)

Phase noise at 10kHz OffSET vs. CHANNEL FREQUENCY


LO LEAKAGE vs. LO FREQUENCY


## Complete Direct-Conversion L-Band Tuner

Pin Configuration


Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 1 | VCC_RF2 | DC Power Supply for LNA. Connect to a +3.3V low-noise supply. Bypass to GND with a 1nF capacitor <br> connected as close as possible to the pin. Do not share capacitor ground vias with other ground connections. |
| 2 | VCC_RF1 | DC Power Supply for LNA. Connect to a +3.3V low-noise supply. Bypass to GND with a 1nF capacitor <br> connected as close as possible to the pin. Do not share capacitor ground vias with other ground connections. |
| 3 | GND | Ground. Connect to board's ground plane for proper operation. |
| 4 | RFIN | Wideband 75 RF Input. Connect to an RF source through a DC-blocking capacitor. |
| 5 | GC1 | RF Gain-Control Input. High-impedance analog input with a 0.5V to 2.7V operating range. <br> VGC1 $=0.5 \mathrm{~V}$ corresponds to the maximum gain setting. |
| 6 | VCC_LO | DC Power Supply for LO Generation Circuits. Connect to a +3.3V low-noise supply. Bypass to GND <br> with a 1nF capacitor connected as close as possible to the pin. Do not share capacitor ground vias <br> with other ground connections. |
| 7 | VCC_VCO | DC Power Supply for VCO Circuits. Connect to a +3.3V low-noise supply. Bypass to GND with a 1nF <br> capacitor connected as close as possible to the pin. Do not share capacitor ground vias with other <br> ground connections. |

## Complete Direct－Conversion L－Band Tuner

Pin Description（continued）

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 8 | BYPVCO | Internal VCO Bias Bypass．Bypass to GND with a 100 nF capacitor connected as close as possible to the pin．Do not share capacitor ground vias with other ground connections． |
| 9 | TUNEVCO | High－Impedance VCO Tune Input．Connect the PLL loop filter output directly to this pin with as short of a connection as possible． |
| 10 | GNDTUNE | Ground for TUNEVCO．Connect to the PCB ground plane． |
| 11 | GNDSYN | Ground for Synthesizer．Connect to the PCB ground plane． |
| 12 | CPOUT | Charge－Pump Output．Connect this output to the PLL loop filter input with the shortest connection possible． |
| 13 | VCC＿SYN | DC Power Supply for Synthesizer Circuits．Connect to a＋3．3V low－noise supply．Bypass to GND with a 1 nF capacitor connected as close as possible to the pin．Do not share capacitor ground vias with other ground connections． |
| 14 | XTAL | Crystal－Oscillator Interface．Use with an external parallel－resonance－mode crystal through a series 1nF capacitor．See the Typical Application Circuit． |
| 15 | REFOUT | Crystal－Oscillator Buffer Output．A DC－blocking capacitor must be used when driving external circuitry． |
| 16 | VCC＿DIG | DC Power Supply for Digital Logic Circuits．Connect to a +3.3 V low－noise supply．Bypass to GND with a 1 nF capacitor connected as close as possible to the pin．Do not share capacitor ground vias with other ground connections． |
| 17 | QOUT＋ |  |
| 18 | QOUT－ | ature Baseband |
| 19 | IOUT＋ | In－Phase Baseband Differential Output AC－couple with 47nF capacitors to the demodulator input． |
| 20 | IOUT－ | In－Phase Baseband Differential Output．AC－couple with 47 nF capacitors to the demodulator input． |
| 21 | IDC＋ |  |
| 22 | IDC－ |  |
| 23 | QDC＋ |  |
| 24 | QDC－ |  |
| 25 | VCC＿BB | DC Power Supply for Baseband Circuits．Connect to a +3.3 V low－noise supply．Bypass to GND with a 1 nF capacitor connected as close as possible to the pin．Do not share capacitor ground vias with other ground connections． |
| 26 | SDA | 2－Wire Serial－Data Interface．Requires $\geq 1 \mathrm{k}$ pullup resistor to VCC． |
| 27 | SCL | 2－Wire Serial－Clock Interface．Requires $\geq 1 \mathrm{k}$ pullup resistor to VCC． |
| 28 | ADDR | Address．Must be connected to either ground（logic 0）or supply（logic 1）． |
| － | EP | Exposed Pad．Solder evenly to the board＇s ground plane for proper operation． |

## Complete Direct-Conversion L-Band Tuner

## Detailed Description

Register Description
The MAX2121 includes 12 user-programmable registers and two read-only registers. See Table 1 for register configurations. The register configuration of Table 1
shows each bit name and the bit usage information for all registers. Note that all registers must be written after and no earlier than $100 \mu \mathrm{~s}$ after the device is powered up. The VCO autoselection circuit is triggered by writing to register 5 . Thus register 5 should be the last register to be written in order to ensure proper PLL lock.

## Table 1. Register Configuration

| REG NUMBER | REGISTERNAME | READ/ WRITE | REG ADDRESS | MSB |  |  |  |  |  |  | LSB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | DATA BYTE |  |  |  |  |  |  |  |
|  |  |  |  | D[7] | D[6] | D[5] | D[4] | D[3] | D[2] | D[1] | D[0] |
| 1 | N -Divider MSB | Write | $0 \times 00$ | $\begin{gathered} \text { FRAC } \\ 1 \end{gathered}$ | N[14] | N[13] | N[12] | N[11] | N[10] | N[9] | N[8] |
| 2 | N-Divider LSB | Write | $0 \times 01$ | N[7] | N[6] | N[5] | N[4] | N[3] | N[2] | N[1] | N[0] |
| 3 | Charge Pump | Write | 0x02 | $\begin{gathered} \text { CPMP[1] } \\ 0 \end{gathered}$ | $\begin{gathered} \text { CPMP[0] } \\ 0 \end{gathered}$ | $\begin{gathered} \text { CPLIN[1] } \\ 0 \end{gathered}$ | $\begin{gathered} \text { CPLIN[0] } \\ 1 \end{gathered}$ | F[19] | F[18] | F[17] | F[16] |
| 4 | F-Divider MSB | Write | $0 \times 03$ | F[15] | F[14] | F[13] | F[12] | F[11] | F[10] | F[9] | F[8] |
| 5 | F-Divider LSB | Write | 0x04 | F[7] | F[6] | F[5] | F[4] | F[3] | F[2] | F[1] | F[0] |
| 6 | XTAL <br> Buffer and Reference Divider | Write | $0 \times 05$ | XD[2] | XD[1] | XD[0] | R[4] | R[3] | R[2] | R[1] | R[0] |
| 7 | PLL | Write | $0 \times 06$ | D24 | CPS | ICP | X | X | X | X | X |
| 8 | VCO | Write | 0x07 | VCO[4] | VCO[3] | VCO[2] | VCO[1] | VCO[0] | VAS | ADL | ADE |
| 9 | Lowpass Filter | Write | 0x08 | 10010111 |  |  |  |  |  |  |  |
| 10 | Control | Write | 0x09 | STBY | X | $\begin{gathered} \text { PWDN } \\ 0 \end{gathered}$ | X | BBG[3] | BBG[2] | BBG[1] | BBG[0] |
| 11 | Shutdown | Write | 0x0A | X | $\begin{gathered} \text { PLL } \\ 0 \end{gathered}$ | $\begin{gathered} \text { DIV } \\ 0 \end{gathered}$ | $\begin{gathered} \text { VCO } \\ 0 \end{gathered}$ | $\begin{gathered} \mathrm{BB} \\ 0 \end{gathered}$ | $\begin{array}{\|c} \hline \text { RFMIX } \\ 0 \end{array}$ | $\begin{gathered} \text { RFVGA } \\ 0 \end{gathered}$ | $\begin{gathered} \text { FE } \\ 0 \end{gathered}$ |
| 12 | Test | Write | 0x0B | $\begin{array}{\|c} \text { CPTST[2] } \\ 0 \end{array}$ | $\begin{gathered} \text { CPTST[1] } \\ 0 \end{gathered}$ | $\begin{gathered} \text { CPTST[0] } \\ 0 \end{gathered}$ | X | TURBO <br> 1 | $\begin{gathered} \hline \text { LD } \\ \text { MUX[2] } \\ 0 \\ \hline \end{gathered}$ | $\begin{gathered} \hline L D \\ M U X[1] \\ 0 \end{gathered}$ | $\begin{array}{\|c} \hline L D \\ M U X[0] \\ 0 \end{array}$ |
| 13 | Status Byte-1 | Read | 0x0C | POR | VASA | VASE | LD | X | X | X | X |
| 14 | Status Byte-2 | Read | 0x0D | VCOSBR[4] | VCOSBR[3] | VCOSBR[2] | VCOSBR[1] | VCOSBR[0] | ADC[2] | ADC[1] | ADC[0] |

$X=$ Don't care.
$0=$ Set to 0 for factory-tested operation.
$1=$ Set to 1 for factory-tested operation.

## Complete Direct-Conversion L-Band Tuner

Table 2. N-Divider MSB Register (Address: 0x00)

| BIT NAME | BIT LOCATION (0 = LSB) | DEFAULT | FUNCTION |
| :---: | :---: | :---: | :--- |
| FRAC | 7 | 1 | Users must program to 1 upon powering up the device. |
| N[14:8] | $6-0$ | 0000000 | Sets the most significant bits of the PLL integer-divide number (N). N can <br> range from 19 to 251. |

Table 3. N-Divider LSB Register (Address: 0x01)

| BIT NAME | BIT LOCATION (0 = LSB) | DEFAULT | FUNCTION |
| :---: | :---: | :---: | :--- |
| N[7:0] | $7-0$ | 00100011 | Sets the least significant bits of the PLL integer-divide number. $N$ can range <br> from 19 to 251. |

Table 4. Charge-Pump Register (Address: 0x02)

| BIT NAME | BIT LOCATION (0 = LSB) | DEFAULT | FUNCTION |
| :---: | :---: | :---: | :--- |
| CPMP[1:0] | $7-6$ | 00 | Charge-pump minimum pulse width. Users must program to 00 upon <br> powering up the device. |
| CPLIN[1:0] | $5-4$ | 00 | Controls charge-pump linearity. Users must program to 01 upon powering <br> up the device. |
| F[19:16] | $3-0$ | 0010 | Sets the 4 most significant bits of the PLL fractional divide number. <br> Default value is $F=194,180$ decimal. |

Table 5. F-Divider MSB Register (Address: 0x03)

| BIT NAME | BIT LOCATION (0 = LSB) | DEFAULT | FUNCTION |
| :---: | :---: | :---: | :--- |
| F[15:8] | $7-0$ | 11110110 | Sets the most significant bits of the PLL fractional-divide number (F). <br> Default value is $\mathrm{F}=194,180$ decimal. |

Table 6. F-Divider LSB Register (Address: 0x04)

| BIT NAME | BIT LOCATION (0 = LSB) | DEFAULT | FUNCTION |
| :---: | :---: | :---: | :---: |
| F[7:0] | $7-0$ | 10000100 | Sets the least significant bits of the PLL fractional-divide number (F). <br> Default value is $F=194,180$ decimal. |

Table 7. XTAL Buffer and Reference Divider Register (Address: 0x05)

| BIT NAME | BIT LOCATION (0 = LSB) | DEFAULT | FUNCTION |
| :---: | :---: | :---: | :--- |
|  |  |  | Sets the crystal-divider setting. <br> $000=$ Divide by 1. <br> $001=$ Divide by 2. <br> $0011=$ Divide by 3. <br> XD[2:0] |
| $7-5$ | 000 | $100=$ Divide by 4. <br> 101 through 110 = All divide values from 5 (101) to 7 (110). <br> $111=$ Divide by 8. |  |
| R[4:0] | $4-0$ | 00001 | Sets the PLL reference-divider (R) number. Users must program to 00001 <br> upon powering up the device. <br> $00001=$ Divide by 1; other values are not tested. |

## Complete Direct-Conversion L-Band Tuner

Table 8. PLL Register (Address: 0x06)

| BIT NAME | BIT LOCATION (0 = LSB) | DEFAULT | FUNCTION |
| :---: | :---: | :---: | :--- |
| D24 | 7 | 1 | VCO divider setting. <br> $0=$ Divide by 2. Use for LO frequencies $\geq 1125 M H z$. <br> $1=$ Divide by 4. Use for LO frequencies < 1125MHz. |
| CPS | 6 | 1 | Charge-pump current mode. <br> $0=$ Charge-pump current controlled by ICP bit. <br> $1=$ Charge-pump current controlled by VCO autoselect (VAS). |
| ICP | 5 | 0 | Charge-pump current. <br> $0=600 \mu A ~ t y p i c a l . ~$ <br> $1=1200 \mu A ~ t y p i c a l . ~$ |
| X | $4-0$ | $X$ | Don't care. |

Table 9. VCO Register (Address: 0x07)

| BIT NAME | BIT LOCATION (0 = LSB) | DEFAULT | FUNCTION |
| :---: | :---: | :---: | :--- |
| VCO[4:0] | $7-3$ | 11001 | Controls which VCO is activated when using manual VCO programming mode. <br> This also serves as the starting point for the VCO autoselection (VAS) mode. |
| VAS | 2 | 1 | VCO autoselection (VAS) circuit. <br> $0=$ Disable VCO selection must be programmed through I2C. <br> $1=$ Enable VCO selection controlled by autoselection circuit. |
| ADL | 1 | 0 | Enables or disables the VCO tuning voltage ADC latch when the VCO <br> autoselect mode (VAS) is disabled. <br> $0=$ Disables the ADC latch. <br> $1=$ Latches the ADC value. |
| ADE | 0 | 0 | Enables or disables VCO tuning voltage ADC read when the VCO <br> autoselect mode (VAS) is disabled. <br> $0=$ Disables ADC read. <br> $1=$ Enables ADC read. |

Table 10. Lowpass Filter Register (Address: 0x08)

| BIT NAME | BIT LOCATION (0 = LSB) | DEFAULT | FUNCTION |
| :---: | :---: | :---: | :---: |
| Reserved | $7-0$ | 01001011 | User must program to 10010111 (97h) upon powering up the device. |

## Complete Direct-Conversion L-Band Tuner

Table 11. Control Register (Address: 0x09)

| BIT NAME | BIT LOCATION (0 = LSB) | DEFAULT | FUNCTION |
| :---: | :---: | :---: | :--- |
| STBY | 7 | 0 | Software standby control. <br> $0=$ Normal operation. <br> 1 = Disables the signal path and frequency synthesizer leaving only the <br> 2-wire bus, crystal oscillator, XTALOUT buffer, and XTALOUT buffer divider <br> active. |
| X | 6 | X | Don't care. |
| PWDN | 5 | 0 | Factory use only. <br> $0=$ Normal operation; other value is not tested. |
| X | 4 | $X$ | Don't care. |
| BBG[3:0] | $3-0$ | 0000 | Baseband gain setting (1dB typical per step). <br> $0000=$ Minimum gain (OdB, default). <br> $\ldots$ <br> $1111=$ Maximum gain (15dB typical). |

Table 12. Shutdown Register (Address: 0x0A)

| BIT NAME | BIT LOCATION (0 = LSB) | DEFAULT | FUNCTION |
| :---: | :---: | :---: | :--- |
| X | 7 | X | Don't care. |
| PLL | 6 | 0 | PLL enable. <br> $0=$ Normal operation. <br> $1=$ Shuts down the PLL. Value not tested. |
| DIV | 5 | 0 | Divider enable. <br> $0=$ Normal operation. <br> $1=$ Shuts down the divider. Value not tested. |
| VCO | 4 | 0 | VCO enable. <br> $0=$ Normal operation. <br> $1=$ Shuts down the VCO. Value not tested. |
| BB | 3 | 0 | Baseband enable. <br> $0=$ Normal operation. <br> $1=$ Shuts down the baseband. Value not tested. |
| RFMIX | 2 | 0 | RF mixer enable. <br> $0=$ Normal operation. <br> $1=$ Shuts down the RF mixer. Value not tested. |
| RFVGA | 1 | RF VGA enable. <br> $0=$ Normal operation. <br> $1=$ Shuts down the RF VGA. Value not tested. |  |
| FE | 0 | 0 | Front-end enable. <br> $0=$ Normal operation. <br> $1=$ Shuts down the front-end. Value not tested. |

## Complete Direct-Conversion L-Band Tuner

Table 13. Test Register (Address: 0x0B)

| BIT NAME | BIT LOCATION (0 = LSB) | DEFAULT | FUNCTION |
| :---: | :---: | :---: | :--- |
| CPTST[2:0] | $7-5$ | 000 | Charge-pump test modes. <br> $000=$ Normal operation (default). |
| $X$ | 4 | $X$ | Don't care. |
| TURBO | 3 | 1 | Charge-pump fast lock. <br> Users must program to 1 after powering up the device. |
| LDMUX[2:0] | $2-0$ | 000 | REFOUT output. <br> $000=$ Normal operation; other values are not tested. |

## Table 14. Status Byte-1 Register (Address: 0x0C)

| BIT NAME | BIT LOCATION (0 = LSB) | FUNCTION |
| :---: | :---: | :--- |
| POR | 7 | Power-on reset status. <br> $0=$ Chip status register has been read with a stop condition since last power-on. <br> $1=$ Power-on reset (power cycle) has occurred. Default values have been loaded in <br> registers. |
| VASA | 6 | Indicates whether VCO autoselection was successful. <br> $0=$ Indicates the autoselect function is disabled or unsuccessful VCO selection. <br> $1=$ Indicates successful VCO autoselection. |
| VASE | 5 | Status indicator for the autoselect function. <br> $0=$ Indicates the autoselect function is active. <br> $1=$ Indicates the autoselect process is inactive. |
| LD | 4 | PLL lock detector. TURBO bit must be programmed to 1 for valid LD reading. <br> $0=$ Unlocked. <br> $1=$ Locked. |
| X | $3-0$ | Don't care. |

Table 15. Status Byte-2 Register (Address: 0x0D)

| BIT NAME | BIT LOCATION (0 = LSB) |  | FUNCTION |
| :---: | :---: | :--- | :--- |
| VCOSBR[4:0] | $7-3$ | VCO band readback. |  |
|  |  | VAS ADC output readback. |  |
|  |  | 000 = Out of lock. |  |
| ADC[2:0] | $2-0$ | 001 = Locked. |  |
|  |  | $1010=$ VAS locked. |  |
|  |  | $110=$ VAS locked. |  |
|  |  | 111 = Out of lock. |  |
|  |  |  |  |

# Complete Direct－Conversion L－Band Tuner 

## 2－Wire Serial Interface

The MAX2121 uses a 2 －wire $\mathrm{I}^{2} \mathrm{C}$－compatible serial inter－ face consisting of a serial－data line（SDA）and a serial－ clock line（SCL）．SDA and SCL facilitate bidirectional communication between the MAX2121 and the master at clock frequencies up to 400 kHz ．The master initiates a data transfer on the bus and generates the SCL sig－ nal to permit data transfer．The MAX2121 behaves as a slave device that transfers and receives data to and from the master．SDA and SCL must be pulled high with external pullup resistors（ $1 \mathrm{k} \Omega$ or greater）for proper bus operation．Pullup resistors should be referenced to the MAX2121＇s VCc．
One bit is transferred during each SCL clock cycle．A minimum of nine clock cycles is required to transfer a byte in or out of the MAX2121（8 bits and an ACK／NACK）． The data on SDA must remain stable during the high period of the SCL clock pulse．Changes in SDA while SCL is high and stable are considered control signals （see the START and STOP Conditions section）．Both SDA and SCL remain high when the bus is not busy．

## START and STOP Conditions

The master initiates a transmission with a START condi－ tion（S），which is a high－to－low transition on SDA while SCL is high．The master terminates a transmission with a STOP condition（P），which is a low－to－high transition on SDA while SCL is high．

## Acknowledge and Not－Acknowledge Conditions

Data transfers are framed with an acknowledge bit （ACK）or a not－acknowledge bit（NACK）．Both the mas－ ter and the MAX2121（slave）generate acknowledge bits．To generate an acknowledge，the receiving device must pull SDA low before the rising edge of the acknowledge－related clock pulse（ninth pulse）and keep it low during the high period of the clock pulse．
To generate a not－acknowledge condition，the receiver allows SDA to be pulled high before the rising edge of the acknowledge－related clock pulse，and leaves SDA high during the high period of the clock pulse． Monitoring the acknowledge bits allows for detection of unsuccessful data transfers．An unsuccessful data transfer happens if a receiving device is busy or if a system fault has occurred．In the event of an unsuc－ cessful data transfer，the bus master must reattempt communication at a later time．

## Slave Address

The MAX2121 has a 7－bit slave address that must be sent to the device following a START condition to initi－ ate communication．The slave address is internally pro－ grammed to 1100000 ．The eighth bit（ $R / \bar{W}$ ）following the 7 －bit address determines whether a read or write operation occurs．
The MAX2121 continuously awaits a START condition followed by its slave address．When the device recog－ nizes its slave address，it acknowledges by pulling the SDA line low for one clock period；it is ready to accept or send data depending on the R／W bit（Figure 1）．
The write／read address is CO／C1 if ADDR pin is con－ nected to ground．The write／read address is C2／C3 if the ADDR pin is connected to $V_{c c}$ ．


Figure 1．MAX2121 Slave Address Byte with ADDR Pin Connected to Ground

When addressed with a write command，the MAX2121 allows the master to write to a single register or to multi－ ple successive registers．
A write cycle begins with the bus master issuing a START condition followed by the seven slave address bits and a write bit $(R / \bar{W}=0)$ ．The MAX2121 issues an ACK if the slave address byte is successfully received． The bus master must then send to the slave the address of the first register it wishes to write to（see Table 1 for register addresses）．If the slave acknowledges the address，the master can then write one byte to the regis－ ter at the specified address．Data is written beginning with the most significant bit．The MAX2121 again issues an ACK if the data is successfully written to the register． The master can continue to write data to the successive internal registers with the MAX2121 acknowledging each successful transfer，or it can terminate transmission by issuing a STOP condition．The write cycle does not termi－ nate until the master issues a STOP condition．

## Write Cycle

# Complete Direct-Conversion L-Band Tuner 

| START | WRITE DEVICE ADDRESS | R/W | ACK | READ FROM STATUS BYTE-1 REGISTER | ACK | READ FROM STATUS BYTE-2 REGISTER | $\begin{aligned} & \text { ACK/ } \\ & \text { NACK } \end{aligned}$ | STOP |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1100000 | 1 | - | - | - | - | - |  |

Figure 3. Example: Receive Data from Read Registers

Read Cycle
When addressed with a read command, the MAX2121 allows the master to read back a single register, or multiple successive registers.
A read cycle begins with the bus master issuing a START condition followed by the seven slave address bits and a write bit $(R \bar{W}=0)$. The MAX2121 issues an ACK if the slave address byte is successfully received. The bus master must then send the address of the first register it wishes to read (see Table 1 for register addresses). The slave acknowledges the address. Then, a START condition is issued by the master, followed by the seven slave address bits and a read bit $(R \bar{W}=1)$. The MAX2121 issues an ACK if the slave address byte is successfully received. The MAX2121 starts sending data MSB first with each SCL clock cycle. At the 9th clock cycle, the master can issue an ACK and continue to read successive registers, or the master can terminate the transmission by issuing a NACK. The read cycle does not terminate until the master issues a STOP condition.
Figure 3 illustrates an example in which registers 0, 1, and 2 are read back.

## Application Information

The MAX2121 downconverts RF signals in the 925 MHz to 2175 MHz range directly to the baseband I/Q signals.

## RF Input

The RF input of the MAX2121 is internally matched to $75 \Omega$. Only a DC-blocking capacitor is needed. See the Typical Application Circuit.

## RF Gain Control

The MAX2121 features a variable-gain low-noise amplifier providing 73dB of RF gain range. The voltage control (VGC) range is 0.5 V (minimum attenuation) to 2.7 V (maximum attenuation).

## Baseband Variable-Gain Amplifier

The receiver baseband variable-gain amplifiers provide 15 dB of gain control range programmable in 1 dB steps. The VGA gain can be serially programmed through the $I^{2} \mathrm{C}$ interface by setting bits $\mathrm{BBG}[3: 0]$ in the Control register.

Table 16. Maximum Crystal ESR Requirement

| ESRMAX $_{\text {M }}(\Omega)$ | XTAL FREQUENCY (MHz) |
| :---: | :---: |
| 80 | $12<\mathrm{fXTAL} \leq 14$ |
| 60 | $14<\mathrm{fXTAL} \leq 30$ |

Baseband Lowpass Filter
The MAX2121 includes an on-chip 5th-order Butterworth filter with 1st-order group delay compensation.

## DC Offset Cancellation

The DC offset cancellation is required to maintain the I/Q output dynamic range. Connecting an external capacitor between IDC+ and IDC- forms a highpass filter for the I channel and an external capacitor between QDC+ and QDC- forms a highpass filter for the Q channel. Keep the value of the external capacitor less than 47 nF to form a typical highpass corner of 250 Hz .

XTAL Oscillator
The MAX2121 contains an internal reference oscillator, reference output divider, and output buffer. All that is required is to connect a crystal through a series 1 nF capacitor. To minimize parasitics, place the crystal and series capacitor as close as possible to pin 14 (XTAL). See Table 16 for crystal (XTAL) ESR (equivalent series resistance) requirements.

## Programming the Fractional $\mathbf{N}$ - Synthesizer

The MAX2121 utilizes a fractional-N type synthesizer for LO frequency programming. To program the frequency synthesizer, the N and F values are encoded as straight binary numbers. Determination of these values is illustrated by the following example:
fLO is 2170 MHz
fxtaL is 27 MHz
Phase-detector comparison frequency is from 12 MHz and 30 MHz

R divider $=$ R[4:0] $=1$
fcomp $=27 \mathrm{MHz} / 1=27 \mathrm{MHz}$
D $=\mathrm{fLO} / \mathrm{fCOMP}=2170 / 27=80.37470$

# Complete Direct-Conversion L-Band Tuner 

Integer portion:
$N=80$
$N[14: 8]=0$
$N[7: 0]=01010000$
Fractional portion:
$F=0.370370 \times 2^{20}=388,361$ (round up the decimal portion)
$F=01011110110100001001$
Note: When changing LO frequencies, all the divider registers (integer and fractional) must be programmed to activate the VAS function regardless of whether individual registers are changed.

## VCO Autoselect (VAS)

The MAX2121 includes 24 VCOs. The local oscillator frequency can be manually selected by programming the VCO[4:0] bits in the VCO register. The selected VCO is reported in the Status Byte-2 register (see Table 15).
Alternatively, the MAX2121 can be set to autonomously choose a VCO by setting the VAS bit in the VCO register to logic-high. The VAS routine is initiated once the F-Divider LSB register word (register 5) is loaded.
Thus it is important to write register 5 after any of the following PLL related bits have been changed:
N-Divider bits (registers 1 and/or 2)
F-Divider bits (registers 3 and/or 4)
Reference Divider bits (register 6)
D24, CPS, or ICP bits (register 7)
This will ensure all intended bits have been programmed before the VAS is initiated and the PLL is locked. The VCO value programmed in the VCO[4:0] register serves as the starting point for the automatic VCO selection process.
During the selection process, the VASE bit in the Status Byte-1 register is cleared to indicate the autoselection function is active. Upon successful completion, bits VASE and VASA are set and the VCO selected is reported in the Status Byte-2 register (see Table 15). If the search is unsuccessful, VASA is cleared and VASE is set. This indicates that searching has ended but no good VCO has been found, and occurs when trying to tune to a frequency outside the VCO's specified frequency range.
Refer to Application Note 4256: Extended Characterization for the MAX2112/MAX2120 Satellite Tuners.

## 3-Bit ADC

The MAX2121 has an internal 3-bit ADC connected to the VCO tune pin (TUNEVCO). This ADC can be used for checking the lock status of the VCOs.

Table 17. ADC Trip Points and Lock Status

| ADC[2:0] | LOCK STATUS |
| :---: | :---: |
| 000 | Out of lock |
| 001 | Locked |
| 010 | VAS locked |
| 101 | VAS locked |
| 110 | Locked |
| 111 | Out of lock |

Table 17 summarizes the ADC output bits and the VCO lock indication. The VCO autoselect routine only selects a VCO in the "VAS locked" range. This allows room for a VCO to drift over temperature and remain in a valid "locked" range.
The ADC must first be enabled by setting the ADE bit in the VCO register. The ADC reading is latched by a subsequent programming of the ADC latch bit (ADL = 1). The ADC value is reported in the Status Byte-2 register (see Table 15).

## Standby Mode

The MAX2121 features normal operating mode and standby mode using the $1^{2} \mathrm{C}$ interface. Setting a logichigh to the STBY bit in the Control register puts the device into standby mode, during which only the 2 -wire-compatible bus, the crystal oscillator, the XTAL buffer, and the XTAL buffer divider are active.
In all cases, register settings loaded prior to entering shutdown are saved upon transition back to active mode. Default register values are provided for the user's convenience only. It is the user's responsibility to load all the registers no sooner than $100 \mu \mathrm{~s}$ after the device is powered up.

## Layout Considerations

The MAX2121 EV kit serves as a guide for PCB layout. Keep RF signal lines as short as possible to minimize losses and radiation. Use controlled impedance on all high-frequency traces. For proper operation, the exposed paddle must be soldered evenly to the board's ground plane. Use abundant vias beneath the exposed paddle for maximum heat dissipation. Use abundant ground vias between RF traces to minimize undesired coupling. Bypass each VCc pin to ground with a 1 nF capacitor placed as close as possible to the pin.

## Complete Direct-Conversion L-Band Tuner

Typical Application Circuit


## Chip Information

PROCESS: BiCMOS

## Package Information

For the latest package outline information and land patterns (footprints), go to www.maxim-ic.com/packages. Note that a " + ", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE <br> TYPE | PACKAGE <br> CODE | OUTLINE <br> NO. | LAND <br> PATTERN NO. |
| :---: | :---: | :---: | :---: |
| 28 TQFN-EP | $\mathrm{T} 2855+3$ | $\underline{\underline{21-0140}}$ | $\underline{\underline{90-0023}}$ |

## Complete Direct-Conversion L-Band Tuner

Revision History

| REVISION <br> NUMBER | REVISION <br> DATE | DESCRIPTION | PAGES <br> CHANGED |
| :---: | :---: | :--- | :---: |
| 0 | $6 / 11$ | Initial release | - |
| 1 | $7 / 12$ | Corrected 2-tone frequencies, added new TOCs, added text to Register Description <br> section, corrected incorrect symbol in Table 8, corrected VCO Autoselect (VAS) <br> section | $4,6,10,17$ |

[^0]
[^0]:    Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical. Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

